The annealing temperature ͑T A ͒ dependence of capacitance-voltage ͑C-V͒ characteristics has been studied in metal-oxide-semiconductor structures containing Ge nanocrystals ͑NCs͒ produced by ion implantation and annealing. These structures are of interest for application as nonvolatile memory and T A is shown to have a strong influence on the C-V hysteresis. This behavior is shown to be correlated with structural changes of the Ge NCs which have been characterized by synchrotron-radiation photoemission spectroscopy. Specifically, well-defined C-V characteristics with large hysteresis were found only for annealing temperatures greater than 950°C where Ge nanocrystals are known to form. In this temperature regime, transmission electron microcopy and energy dispersive x-ray spectroscopy demonstrate the existence of regularly arranged Ge NCs of approximately 3-5 nm diameter located around 6.7 nm from the interface.
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Over the past decade Si and Ge nanocrystals ͑NCs͒ embedded in insulating host materials have been the subject of intensive investigation as potential materials for electronic and optoelectronic device applications.
1,2 One of the most exciting such applications is as nonvolatile memory ͑NVM͒ and the demonstration of nonvolatile NC memory operation at room temperature has further stimulated the interest in such materials. 3, 4 Indeed, several research groups have successfully fabricated high-quality NVM devices by employing Si or Ge NCs but each study shows different NVM characteristics without a detailed explanation for how the characteristics depend on the physical properties of the materials or the relative role of NCs and/or defects. In principle, Ge NCs have greater potential than Si NCs to improve the NVM function because of their smaller energy band gap. 5 Quantum confinement effects should also be greater in Ge than in Si because of its smaller electron and hole effective masses and larger dielectric constant. 6 Charge storage in Ge-NC-based metal-oxide-semiconductor ͑MOS͒ structures is influenced by several mechanisms including quantum confinement/Coulomb blockade effects, and interface/defect states. 4, 7 A number of groups have published reports on the structural properties of Ge NCs, 8, 9 with the most detailed 9 providing important insight into the effect of annealing on the evolution of Ge nanocrystals. However, it is very important to investigate such behavior in the context of the present study, especially in relation to the influence of the SiO 2 / Si interface and the SiO 2 / metal contact in MOS structures which may directly affect the NVM characteristics.
This letter reports on a detailed study of the effect of annealing on the formation of Ge nanocrystals and the development of well-defined capacitance-voltage ͑C-V͒ characteristics in MOS structures containing Ge NCs. This is undertaken by employing several experimental techniques, including C-V, transmission electron microscopy ͑TEM͒, synchrotron-radiation photoemission spectroscopy ͑SRPES͒, and energy dispersive x-ray spectroscopy ͑EDS͒.
SiO 2 layers with 30 nm thickness were grown on n-type ͑100͒ Si substrates in a conventional furnace. The SiO 2 layer was implanted with 30 keV Ge 2 − to nominal fluences of 5.0ϫ 10 15 and 1.0ϫ 10 16 Ge cm −2 at room temperature and subsequently annealed at temperatures in the range from 800 to 1050°C for 10 min in an Ar atmosphere. The peak excess-Ge concentration for these implants was calculated, from TRIM simulation, to be around 6% and 11%, respectively. 10 The density and size of Ge NCs were investigated by TEM and depth profile of Ge atoms was evaluated by EDS. To investigate the chemical structures of the surface region, SRPES measurements were carried out at the 7B1 beamline of Pohang Accelerator Laboratory. The SRPES data were taken at normal emission angle: 0°with 170 eV photons. Al electrodes with a diameter of 300 m were deposited on the samples in vacuum for C-V measurements, which were carried out at 300 K by using a Boonton 7200 capacitor meter to study the memory effects from Ge NCs in MOS capacitors. Figure 1 compares the C-V hysteresis loops of MOS structures with oxides implanted with Ge ions to fluences of 1 ϫ 10 16 and 5.0ϫ 10 15 cm −2 and annealed at various temperatures. The hysteresis in the C-V curves can be attributed to the reversible storage of holes or electrons in the NCs based on quantum confinement and/or in the defect states at their interfaces with the SiO 2 matrix. 11 If the stored charge is stable, the shift in the flatband voltage produces a corresponding shift in the threshold voltage, 12 showing ideal hysteresis behavior, as shown for annealing temperatures ͑T A ͒ ജ 950°C in Figs. 1͑a͒ and 1͑b͒ In some cases, oxides and SiO 2 /Si or SiO 2 / metal interfaces contain unstable charges that can be influenced by the applied voltage. In this case, the threshold voltage itself depends on the gate voltage. The C-V curve is then distorted, 12 as shown at lower T A 's in the insets in Figs. 1͑a͒ and 1͑b͒ . Figure 2 shows the cross-sectional TEM images and EDS signals of a 30 nm oxide implanted with Ge ions to a fluence of 1 ϫ 10 16 cm −2 and subsequently annealed at 950°C. Figure 2͑a͒ shows an array of dark spots indicating Ge NCs along Si/ SiO 2 interface. The higher-resolution image confirms the presence of Ge NCs of approximately 3-4 nm in diameter, as indicated by circles in the inset. The average distance from the Si substrate to the Ge NC layer is estimated to be about 6.7 nm and the nanocrystal density is calculated as 2 ϫ 10 12 cm −2 from plane-view TEM images. Figure 2͑b͒ shows the EDS spectra from different depths in the direction from the SiO 2 surface to Si substrate. The analysis reveals only low Ge concentrations in the nearsurface region of the sample and in the middle of SiO 2 layer ͓as indicated by 1 and 2 in Fig. 2͑a͔͒ but shows a high concentration of Ge at positions near the Ge NC layer and the SiO 2 / Si interface ͓as indicated by 3 and 4 in Fig. 2͑a͔͒ . It is also evident that the peak ratio of Ge to O in the EDS spectra increases in the direction toward the Si/ SiO 2 interface. These results are consistent with the fact that ion-implantated Ge has diffused during annealing and accumulated at the Si/ SiO 2 interface. 8 Figure 3 shows the SRPES spectra of selected Si 2p and Ge 3d core levels for the samples implanted with a fluence of 1 ϫ 10 16 cm −2 as a function of T A . Note that the analysis was performed on the sample surface and SRPES is only sensitive to a region of several-nanometer depth. The binding energy ͑103.3 eV͒ of the Si 2p spectrum corresponds to Si in the SiO 2 phase as demonstrated in the previous reports. 13 For the Ge 3d level spectra have been previously been found to split into two components related to Ge-Ge and Ge-O bonds, respectively, 14 but in this work only the signal from the Ge-O bond is observed, as shown in Fig. 3 . The binding energy ͑30.8 eV͒ of the Ge 3d level is about 1.0 eV smaller than that of stoichiometric GeO 2 . 13 These considerations suggest the presence of an underoxidized GeO x structure without metallic Ge. Therefore, a mixture of SiO 2 and GeO x appears to exist in the near-surface region of the Geimplanted oxide layer. The T A dependence of the two peaks is summarized in the inset of Fig. 3 . With increasing T A , the GeO x phase decreases and the SiO 2 phase increases. Similar behavior was observed for the samples implanted with a fluence of 5 ϫ 10 15 cm −2 . When Ge ions are implanted into SiO 2 films Si-O bonds are destroyed resulting in a mixture of Ge, Si, and O atoms. At low T A 's, Ge-O ͑including GeO x ͒ bonds can be formed in addition to Si-O bonds. At high T A 's, GeO x is reduced by Si to produce SiO 2 and Ge, consistent with the data in Fig. 3 and previous report. 9 During this stage, Ge atoms diffuse throughout the layer and accumulate at the Si/ SiO 2 interface, consistent with the EDS results in Fig. 2͑b͒ . The precipitation of Ge nanocrystals coincides with the onset of welldefined C-V curves, as shown in Figs. 1͑a͒ and 3 . The C-V curves of samples annealed at lower temperatures, inset in Fig. 1͑a͒ , are consistent with the fact that the mixed SiO x / GeO x phase and/or defects in the oxide layer induce unstable charge at the SiO 2 / metal interface.
The above analysis suggests that the presence of Ge NCs is important for establishing well-defined C-V characteristics and that the memory effect is therefore related to charges stored in Ge NCs. The existence of Ge NCs is confirmed by TEM, as shown in Fig. 2 . Moreover, it is known that the formation temperature of Ge NCs is ജ850-900°C, 9 which is much lower than that of Si NCs. In Fig. 1 , the samples annealed at T A 'sഛ900°C show distorted C-V curves consistent with the lack of well defined nanocrystals. Therefore, it is necessary to anneal the Ge-implanted samples above 900°C for well-defined C-V curves in Ge-NC-based NVM memories.
In conclusion, C-V, TEM, EDS, and SRPES were used to characterize MOS structures containing Ge NCs produced by ion-implantation and annealing. The C-V hysteresis curves were shown to depend strongly on T A , with welldefined C-V curves being observed for T A ജ 950°C where Ge nanocrystals are known to form. In this regime TEM and EDS demonstrated the existence of regularly arranged Ge NCs of approximately 3-5 nm diameter located around 6.7 nm from the interface. This data provide strong support for the fact that the C-V hysteresis is dominated by charge trapping at Ge nanocrystals. 
